Abstract-In this paper, we present a combinatorial algorithm to calculate the exact bit error rate performance of regular low-density parity check codes under one-step majority logic decoding. Majority logic decoders have regained importance in nano-scale memories due to their resilience to both memory and logic gate failures. This result is an extension of the work of Rudolph on error correction capability of majority-logic decoders.
I. INTRODUCTION
With the decreasing transistor size, it is becoming increasingly possible to develop small, fast and efficient memory chips. As the demand for higher memory densities continues, a wide range of new nano-scale technologies is being actively investigated. It is widely recognized that due to their miniature size and variations in a technological process, the nanocomponents will be inherently unreliable. The main challenge in building stable memories in nano-scale systems is both faulty storage elements and faulty logic gates of the errorcorrection circuitry. It is in contrast to the state-of-the-art systems where only the memory elements are considered unreliable while error correction encoders and decoders awe assumed to be made of reliable logic gates. An interesting consequence of the presence of an unreliable decoder is that complex decoding algorithms requiring complex Boolean circuits need not necessarily perform better than low complexity decoders. This has renewed interest in majority logic decoders.
In one of our recent works [1] , we considered a TaylorKuznetsov low-density parity check (LDPC) coded memory system [2] , [3] with a one-step majority logic decoder constructed with faulty gates. For the case of perfect logic gates, this problem can be reduced to a problem of error correction capability of the one-step majority logic decoder considered by Rudolph [4] , but surprisingly, his result has so far not been extended to determine the bit error rate (BER) of LDPC codes. We present a combinatorial algorithm to calculate the exact bit error rate performance of the onestep majority logic decoder on regular, four-cycle free LDPC codes over the binary symmetric channel (BSC), which is used to model failures of memory elements. We explain how the total number of error configurations that will result in a decoding error can be calculated efficiently. Using this algorithm, BER of several LDPC codes derived from finite geometry is determined. The results presented here complete the work in [1] . There are many papers on the performance of LDPC codes under iterative decoding, most notably the work by Richardson and Urbanke [5] . But, the analysis in general is for average performance of an ensemble of codes. For a given code, its performance under iterative decoding cannot yet be determined analytically. For the case of low complexity hard decision decoders, there has been some work that determines undecodable error patterns for a specific code. For example, in [6] , for a special class of Euclidean geometry codes, the authors determine such patterns for the bit-flipping algorithm.
The paper is organized as follows. We start with an explanation of one-step majority logic decoder and present the generalized algorithm in Section II. We apply this algorithm to several codes in Section III and finally conclude the paper in Section IV.
II. ONE-STEP MAJORITY LOGIC DECODER
The one-step majority logic decoding algorithm is briefly explained below. Let H be the parity check matrix of a (n, k) regular linear The algorithm explained above facilitates the calculation of bit error rate for a particular code bit. But, for regular and structured LDPC codes, as ones considered in the next section, the probability of bit error calculation for every bit will be the same. So, this algorithm needs to be executed only once. The most complex task of the algorithm is to determine all valid partitions for all possible values of N,. However, in the process of evaluating the performance of a code, the run-time of this task will be greatly reduced, if the valid partitions for a given Nv is stored and re-used for different values of Ne and also for the evaluation of other codes.
III. PERFORMANCE PREDICTION OF CODES FROM FINITE GEOMETRY LDPC codes designed from finite geometry form an important class of majority-logic decodable codes [7] . Finite geometry is a family of balanced incomplete block design (BIBD). We give a brief exposition of BIBD here. A BIBD is defined as a collection of k-subsets of a v-set P, k < v, such that every pair of elements of P occur together in exactly A of the k-subsets. Each k-subset is called a block and each element of P is called a point. A BIBD is referred to as a design with parameters 2-(v, k, A). The design is said to be balanced because each pair of points occur together in exactly A of the blocks and is said to be incomplete because not all possible k-subsets of points are blocks. General information on BIBDs can be found in [8] and [9] .
The incidence matrix of a 2-(v, k, A) design with b blocks is a b x v matrix A = (aij) such that aij is 1 if the ith block contains the jth point or 0 otherwise. The parity-check matrix H of a code from BIBD is the transpose of the incidence matrix A. The parity-check matrix obtained from the design has uniform column and row weights. Fossorier [10] proposed the construction of LDPC codes from the incidence structures of finite geometries which are members of BIBD's. Using the derivation given in [4] by Rudolph, it can be determined that a code from 2 -(v, k, 1) design, with column weight -y, can correct up to 2 1 errors, if ay is odd, and _ 2 errors, if ay is even under one-step majority logic decoding.
A. Projective Geometry (PG) Codes The projective geometry PG(2,q = 2') codes considered in this paper are constructed from the incidence matrix of 2 (q2 + q + 1, q + 1, 1) designs, where q is a power of prime. The column weight of a PG(2,2m) code is q + 1 and its minimum distance is dnin = q + 2. Therefore, for codes from PG(2,2m), the decoder can correct all error patterns up to weight t = Lq+1i
Ld_Jn 1]. The row weight is same as the column weight. Therefore, the number of neighboring variable nodes of any node is -y (p -1) = q2 + q = n 1 Therefore, for the PG(2,2m) code, all variable nodes are neighbors of each other. To show how the probability of bit error can be calculated combinatorially, we start with a simple example. The one-step majority logic decoder can correct one error. In order to compute the bit error rate, Eqn. (4) Using the above method, performance prediction of various PG codes were determined for various channel error rates of a BSC and are as shown in Fig. 2 . B. Affine Geometry (AG) Codes
The affine geometry AG(2,q = 2') codes considered in this paper are constructed from the incidence matrix of 2 (q2, q, 1) Fig. 3 . Analytically calculated BER for codes from AG(2,2m) when decoded using one-step majority logic decoder need to be taken into account. The performance prediction of various AG codes were determined for various channel error rates of a BSC and are as shown in Fig. 3 .
IV. CONCLUSION
Unreliability of memory elements and logic gates, due to inherent failures of nano-components, has renewed interest in very low complexity majority logic decoders. We recently analyzed the decoding failures of one-step majority logic decoders constructed from faulty gates, which can be modeled as a BSC. In this paper, we presented a combinatorial method to compute the exact bit error rate of one-step majority logic decoder on the binary symmetric channel (BSC) for regular, four-cycle free LDPC codes. It constitutes an efficient methodology to determine the number of error patterns that result in a decoding error. This algorithm was applied to several LDPC codes designed from projective and affine geometry and their bit error rates were determined.
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